
Lecture 7:

GPU Architecture & CUDA Programming

Parallel Computing
Stanford CS149, Winter 2019

Review: how threads map to cores... again!

Let's say I have a processor with 4 cores, with support for 2 execution contexts per core. In each clock, each core executes one instruction (from one execution context)



I can run many programs on this computer concurrently

For example, let's take a look at what's running on my Mac.

Process Name		% CPU v	CPU Time	Threads	Idle Wake Ups	PID	User
	kernel_task	9.6	4:18:35.98	132	85	0	root
du-	Activity Monitor	8.5	2.64	7	4	5069	kayvonf
	sysmond	2.6	2:52.94	4	1	184	root
	WindowServer	1.4	1:21:43.91	4	10	150	_windowserver
	loginwindow	1.1	26:01.92	2	49	95	kayvonf
0	Google Chrome	0.2	1:59:30.59	48	4	247	kayvonf
7	Keynote	0.2	6:20.06	7	9	4630	kayvonf
∵ U	Dropbox	0.2	4:02.15	71	1	373	kayvonf
	Google Chrome Helper	0.1	4.11	22	4	5052	kayvonf
1	Google Chrome Helper	0.1	5:19.26	20	0	4749	kayvonf
	fseventsd	0.1	1:19.47	9	3	47	root
***	Dock	0.1	46.59	4	0	255	kayvonf
	mds	0.1	4:31.62	6	2	61	root
	powerd	0.1	8.96	2	0	54	root
	dbfseventsd	0.1	54.82	1	0	430	kayvonf

Many processes, many of which have spawned many logical threads.

Many more logical threads than cores (and more threads than HW execution contexts)

What component of the system is responsible for choosing what threads execute on the processor?

What does running a thread entail?

- A processor runs a logical thread by executing its instructions within a hardware execution context.
- If the operating system wants thread T of process P to run, it:
 - 1. Chooses a CPU execution context
 - 2. It sets the register values in that context to the last state of the thread (e.g., sets PC to point to next instruction the thread must run, sets stack pointer, VM mappings, etc.)
 - 3. Then the processor starts running... It grabs the next instruction according to the PC, and executes it:
 - If the instruction is: add r0, r1, r2; then the processor adds the contents of r1 and r2 and stores the result in r0
 - If the instruction is: ld r0 mem[r1]; then the processor takes contents of r1, translates it to a physical address according to the page tables referenced by the execution context, and loads the value at that address into r0
 - **Etc...**

The operating system maps logical threads to execution contexts

For example, let's take a look at what's running on my Mac.

Process Name	% CPU ~	CPU Time	Threads	Idle Wake Ups	PID	User
kernel_task	9.6	4:18:35.98	132	85	0	root
Activity Monitor	8.5	2.64	7	4	5069	kayvonf
sysmond	2.6	2:52.94	4	1	184	root
WindowServer	1.4	1:21:43.91	4	10	150	_windowserver
loginwindow	1.1	26:01.92	2	49	95	kayvonf
Google Chrome	0.2	1:59:30.59	48	4	247	kayvonf
Keynote	0.2	6:20.06	7	9	4630	kayvonf
Dropbox	0.2	4:02.15	71	1	373	kayvonf
Google Chrome Helper	0.1	4.11	22	4	5052	kayvonf
Google Chrome Helper	0.1	5:19.26	20	0	4749	kayvonf
fseventsd	0.1	1:19.47	9	3	47	root
Dock	0.1	46.59	4	0	255	kayvonf
mds	0.1	4:31.62	6	2	61	root
powerd	0.1	8.96	2	0	54	root
dbfseventsd	0.1	54.82	1	0	430	kayvonf


Since there are more threads than execution contexts, the operating system must interleave execution of threads on the processor

Periodically... the OS will:

- 1. Interrupt the processor
- 2. Copy the register state of threads currently mapped to execution contexts to OS data structures in memory
- 3. Copy the register state of other threads it now wants to run onto the processors execution context registers
- 4. Tell the processor to continue
 - Now these logical threads are running on the processor

But how do 2 execution contexts run on a core that can only run one instruction per clock?

It is the responsibility of the processor (without OS intervention) to choose how to interleave execution of instructions from multiple execution contexts on the resources of a single core. This is the idea of hardware multi-threading from Lecture 2.



Output of 'less /proc/cpuinfo' on myth

- Quad-core CPU, two execution contexts per core
- Linux has 8 execution contexts to fill

processor vendor_id : Genuin Intel cpu family model : Intel(R) Core(TM) i7-7700K CPU @ 4.20GHz model name stepping microcode : 0x5e : 799.968 cpu MHz cache size : 8192 KB physical id siblings : 8 core id : 0 cpu cores : 4 apicid : 0 initial apicid : 0 fpu_exception : yes cpuid level : 22 : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov p 2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bt fmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx est tm2 ssse3 sdbg fma 💂 ● 🗨 be popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm mpx rdseed adx herm ida arat pln pts hwp_notify hwp_act_window hwp_epp bugs bogomips : 8400.75 clflush size : 64 cache_alignment : 64 address sizes : 39 bits physical, 48 bits virtual power management: : 1 processor vendor_id : GenuineIntel cpu family model model name : Intel(R) Core(TM) i7-7700K CPU @ 4.20GHz stepping : 9 microcode : 0x5e cpu MHz : 800.132 : 8192 KB cache size physical id siblings core id : 1 cpu cores apicid : 2 initial apicid : 2 : yes

fou exception : ves


Linux reports it is running on a machine with 8 "logical processors" (corresponding to the 8 execution contexts available on the machine)

```
processor
vendor_id
                  GenuineIn
cpu family
                : 158
model
model name
                : Intel(R) Core(TM) i7-7700K CPU @ 4.20GHz
                : 9
stepping
                : 0x5e
microcode
                : 799.968
cpu MHz
                : 8192 KB
cache size
physical id
                : 0
siblings
                : 8
core id
                : 2
cpu cores
                : 4
                : 5
apicid
initial apicid : 5
                : yes
fpu_exception
               : yes
cpuid level
                : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 cl
2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc art arch_perfmon pebs bts rep_good
fmperf eagerfpu pni pclmulqdq dtes64 monitor ds_cpl vmx est tm2 ssse3 sdbg fma cx16 xtpr pdc
be popent tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch intel_pt tp
vpid fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm mpx rdseed adx smap clflus
herm ida arat pln pts hwp_hwp_notify hwp_act_window hwp_epp
bugs
bogomips
                : 8400.75
clflush size
              : 64
cache_alignment : 64
address sizes : 39 bits physical, 48 bits virtual
power management:
processor
vendor_id
                : Genuin Intel
cpu family
model
                : 158
model name
                : Intel(R) Core(TM) i7-7700K CPU @ 4.20GHz
stepping
                : 0x5e
microcode
cpu MHz
                : 800.132
                : 8192 KB
cache size
physical id
siblings
core id
                : 3
cpu cores
                : 4
apicid
                : 7
initial apicid : 7
                : yes
fpu exception : ves
```

Today

- History: how graphics processors, originally designed to accelerate 3D games like Quake, evolved into highly parallel compute engines for a broad class of applications like:
 - deep learning
 - computer vision
 - scientific computing
- Programming GPUs using the CUDA language
- A more detailed look at GPU architecture

Recall basic GPU architecture



GPU

Multi-core chip

SIMD execution within a single core (many execution units performing the same instruction) Multi-threaded execution on a single core (multiple threads executed concurrently by a core)

Graphics 101 + GPU history (for fun)

What GPUs were originally designed to do: 3D rendering




Image credit: Henrik Wann Jensen

Input: description of a scene:

3D surface geometry (e.g., triangle mesh) surface materials, lights, camera, etc.

Output: image of the scene


Simple definition of rendering task: computing how each triangle in 3D mesh contributes to appearance of each pixel in the image?

What GPUs are still designed to do



Unreal Engine Kite Demo (Epic Games 2015)

Render high complexity 3D scenes, in real-time



Far Cry 5


The 3D graphics workload


Tip: how to explain "a system"

- Step 1: describe the things (key entities) that are manipulated
 - The nouns

Real-time graphics primitives (entities)


Represent surface as a 3D triangle mesh







Primitives (e.g., triangles, points, lines)


Real-time graphics primitives (entities)





(e.g., triangles, points, lines)





Pixels (in an image)


How to explain "a system"

- Step 1: describe the things (key entities) that are manipulated
 - The nouns


- Step 2: describe the operations the system performs on these entities
 - The verbs


Input: a list of vertices in 3D space (and their connectivity into primitives)

Example: every three vertices defines a triangle





Step 1: given a scene camera position/orientation in 3D, compute where the vertices lie on screen







Step 2: group vertices into primitives







Step 3: generate one fragment for each pixel a primitive overlaps







Step 4: compute color of primitive for each fragment (based on a description of surface materials and scene lighting)





Step 5: put color of the "closest fragment" to the camera in the output image






Output image

buffer

(pixels)

Real-time graphics pipeline

Abstracts process of rendering a picture as a sequence of operations on vertices, primitives, fragments, and pixels.




Output image

buffer

(pixels)

Fragment processing computations simulate reflection of light off of real-world materials


Example materials:



Early graphics programming (OpenGL API)

- Graphics programming APIs provided the programmer with mechanisms to set parameters of scene lights and materials
 - glLight(light_id, parameter_id, parameter_value)
 - Examples of light parameters: color, position, direction
 - glMaterial(face, parameter_id, parameter_value)
 - Examples of material parameters: color, shininess

Great diversity of materials and lights in the world!




Graphics shading languages

Allow application to extend the functionality of the graphics pipeline by specifying materials and lights programmatically!

- Support diversity in materials
- Support diversity in lighting conditions

Programmer provides mini-programs ("shaders")
 that define pipeline logic for certain stages

Pipeline maps shader function onto all elements of input stream



Output image

buffer

(pixels)


Example fragment shader program *

Run once per fragment (per pixel covered by a triangle)

OpenGL shading language (GLSL) shader program: defines behavior of fragment processing stage

```
uniform sampler2D myTexture;
                                  read-only global variables
uniform float3 lightDir;
varying vec3 norm;
                                   per-fragment inputs
varying vec2 uv;
void myFragmentShader()
  vec3 kd = texture2D(myTexture, uv);
  kd *= clamp(dot(lightDir, norm), 0.0, 1.0);
  return vec4(kd, 1.0);
```

myTexture is a texture map




"fragment shader"
(a.k.a kernel function invoked for each element of input fragment stream)

per-fragment output: RGBA surface color at pixel

^{*} Syntax/details of this code not important to CS149
What is important is that a fragment shader is a pure function invoked on a stream of inputs.


Shaded result

Image contains output of myFragmentShader for each pixel covered by surface (pixels covered by multiple surfaces contain output from surface closest to camera)



Why do GPU's have many high-throughput cores?

Many SIMD, multi-threaded cores provide efficient execution of vertex and fragment kernels




Observation circa 2001-2003

GPUs are <u>very fast</u> processors for performing the same computation (shader programs) in parallel on large collections of data (streams of vertices, fragments, and pixels)

Wait a minute! That sounds a lot like data-parallelism to me! I remember data-parallelism from exotic supercomputers in the 90s.

And every year GPUs are getting faster because more transistors = more parallelism.



Hack! early GPU-based scientific computation


Set utput image size to be output array size (e.g., 512 x 512)

Render 2 triangles that exactly cover screen

(one shader computation per pixel = one shader computation output image element)

We now can use the GPU like a data-parallel programming system.


Fragment shader function is mapped over 512 x 512 element collection.




Hack!

"GPGPU" 2002-2003

GPGPU = "general purpose" computation on GPUs



Coupled Map Lattice Simulation [Harris 02]



Sparse Matrix Solvers [Bolz 03]









Ray Tracing on Programmable Graphics Hardware [Purcell 02]

Brook stream programming language (2004)

- Stanford graphics lab research project [Buck 2004]
- Abstract GPU hardware as data-parallel processor

```
kernel void scale(float amount, float a<>, out float b<>)
{
   b = amount * a;
}

float scale_amount;
float input_stream<1000>; // stream declaration
float output_stream<1000>; // stream declaration
// omitting stream element initialization...
// map kernel onto streams
scale(scale_amount, input_stream, output_stream);
```


Brook compiler translated generic stream program into
 OpenGL commands (such as drawTriangles) and a set of
 OpenGL shader programs that could be run on GPUs of the day.

GPU compute mode

Review: how to run code on a CPU

Lets say a user wants to run a program on a multi-core CPU...

- OS loads program text into memory
- OS selects CPU execution context
- OS interrupts processor, prepares execution context (sets contents of registers, program counter, etc. to prepare execution context)
- Go!
- Processor begins executing instructions from within the environment maintained in the execution context.




Multi-core CPU

How to run code on a GPU (prior to 2007)

Let's say a user wants to draw a picture using a GPU...

- Application (via graphics driver) provides GPU vertex and fragment shader program binaries
- Application sets graphics pipeline parameters (e.g., output image size)
- Application provides GPU a buffer of vertices
- Application sends GPU a "draw" command: drawPrimitives(vertex_buffer)

This was the only interface to GPU hardware. GPU hardware <u>could only</u> execute graphics pipeline computations.



NVIDIA Tesla architecture (2007)


(GeForce 8xxx series GPUs)

First alternative, non-graphics-specific ("compute mode") interface to GPU hardware

Let's say a user wants to run a non-graphics program on the GPU's programmable cores...

- Application can allocate buffers in GPU memory and copy data to/from buffers
- Application (via graphics driver) provides GPU a single kernel program binary
- Application tells GPU to run the kernel in an SPMD fashion ("run N instances")
 launch(myKernel, N)

Aside: interestingly, this is a far simpler operation than the graphics operation drawPrimitives()



CUDA programming language

- Introduced in 2007 with NVIDIA Tesla architecture
- "C-like" language to express programs that run on GPUs using the compute-mode hardware interface
- Relatively low-level: CUDA's abstractions closely match the capabilities/performance characteristics of modern GPUs (design goal: maintain low abstraction distance)
- Note: OpenCL is an open standards version of CUDA
 - **CUDA only runs on NVIDIA GPUs**
 - OpenCL runs on CPUs and GPUs from many vendors
 - Almost everything I say about CUDA also holds for OpenCL
 - CUDA is better documented, thus I find it preferable to teach with

The plan

- 1. CUDA programming abstractions
- 2. CUDA implementation on modern GPUs
- 3. More detail on GPU architecture

Things to consider throughout this lecture:

- Is CUDA a data-parallel programming model?
- Is CUDA an example of the shared address space model?
- Or the message passing model?
- Can you draw analogies to ISPC instances and tasks? What about pthreads?

Clarification (here we go again...)

I am going to describe CUDA abstractions using CUDA terminology


Specifically, be careful with the use of the term CUDA thread. A CUDA thread presents a similar abstraction as a pthread in that both correspond to logical threads of control, but the implement of a CUDA thread is very different

■ We will discuss these differences at the end of the lecture

CUDA programs consist of a hierarchy of concurrent threads

Thread IDs can be up to 3-dimensional (2D example below)

Multi-dimensional thread ids are convenient for problems that are naturally N-D



Regular application thread running on CPU (the "host")

Basic CUDA syntax

Regular application thread running on CPU (the "host")

```
"Host" code: serial execution
Running as part of normal C/C++
application on CPU

Bulk launch of many CUDA threads
"launch a grid of CUDA thread blocks"

Call returns when all threads have terminated
```

SPMD execution of device kernel function:

CUDA kernel definition

Clear separation of host and device code

Separation of execution into host and device code is performed statically by the programmer


"Host" code: serial execution on CPU

"Host" code: serial execution on

"Device" code (SPMD execution on GPU) —

Number of SPMD threads is explicit in program

Number of kernel invocations is not determined by size of data collection (a kernel launch is not map(kernel, collection) as was the case with graphics shader programming)



Regular application thread running on CPU (the "host")

CUDA kernel definition

CUDA execution model

Implementation: CPU


Host (serial execution)	CUDA device (SPMD execution)

Stanford CS149, Winter 2019

Implementation: GPU


CUDA memory model

Distinct host and device address spaces



memcpy primitive


Move data between address spaces



What does cuda Memcpy remind you of?

CUDA device memory model

Three distinct types of address spaces visible to kernels



Different address spaces reflect different regions of locality in the program


As we will soon see, this has important implications to efficiency of GPU implementations of CUDA:

e.g., how might you schedule threads if you know a priori that certain threads access the same variables)?

Readable/writable by all threads

memory


CUDA example: 1D convolution



```
output[i] = (input[i] + input[i+1] + input[i+2]) / 3.f;
```

1D convolution in CUDA (version 1)

One thread per output element



CUDA Kernel

Host code

```
int N = 1024 * 1024
cudaMalloc(&devInput, sizeof(float) * (N+2) );  // allocate input array in device memory
cudaMalloc(&devOutput, sizeof(float) * N);  // allocate output array in device memory

// properly initialize contents of devInput here ...
convolve<<<N/THREADS_PER_BLK, THREADS_PER_BLK>>>(N, devInput, devOutput);
```

1D convolution in CUDA (version 2)

One thread per output element: stage input data in per-block shared memory

CUDA Kernel

```
#define THREADS_PER_BLK 128
 _global__ void convolve(int N, float* input, float* output) {
                                                                                                   All threads cooperatively load
   __shared__ float support[THREADS_PER_BLK+2];
                                                        // per-block allocation
                                                                                                    block's support region from
   int index = blockIdx.x * blockDim.x + threadIdx.x; // thread local variable
                                                                                                    global memory into shared
   support[threadIdx.x] = input[index];
                                                                                                   memory
   if (threadIdx.x < 2) {</pre>
                                                                                                    (total of 130 load instructions
      support[THREADS_PER_BLK + threadIdx.x] = input[index+THREADS_PER_BLK];
                                                                                                    instead of 3 * 128 load instructions)
                                                                                                   barrier (all threads in block)
   __syncthreads(); =
  float result = 0.0f; // thread-local variable
                                                                                                   each thread computes
  for (int i=0; i<3; i++)
                                                                                                   result for one element
     result += support[threadIdx.x + i];
                                                                                                   write result to global
   output[index] = result / 3.f;
                                                                                                   memory
```

Host code

```
int N = 1024 * 1024
cudaMalloc(&devInput, sizeof(float) * (N+2) );  // allocate array in device memory
cudaMalloc(&devOutput, sizeof(float) * N);  // allocate array in device memory

// property initialize contents of devInput here ...

convolve<<<N/THREADS_PER_BLK, THREADS_PER_BLK>>>(N, devInput, devOutput);
```

CUDA synchronization constructs

- syncthreads()
 - Barrier: wait for all threads in the block to arrive at this point

Atomic operations

- e.g., float atomicAdd(float* addr, float amount)
- CUDA provides atomic operations on both global memory addresses and perblock shared memory addresses

Host/device synchronization

- Implicit barrier across all threads at return of kernel

Summary: CUDA abstractions

- Execution: thread hierarchy
 - Bulk launch of many threads (this is imprecise... I'll clarify later)
 - Two-level hierarchy: threads are grouped into thread blocks
- Distributed address space
 - Built-in memcpy primitives to copy between host and device address spaces
 - Three different types of device address spaces
 - Per thread, per block ("shared"), or per program ("global")
- Barrier synchronization primitive for threads in thread block
- Atomic primitives for additional synchronization (shared and global variables)

CUDA semantics

```
#define THREADS_PER_BLK 128
 _global__ void convolve(int N, float* input, float* output) {
   __shared__ float support[THREADS_PER_BLK+2]; // per-block allocation
  int index = blockIdx.x * blockDim.x + threadIdx.x; // thread local var
  support[threadIdx.x] = input[index];
  if (threadIdx.x < 2) {</pre>
     support[THREADS_PER_BLK+threadIdx.x] = input[index+THREADS_PER_BLK];
   __syncthreads();
  float result = 0.0f; // thread-local variable
  for (int i=0; i<3; i++)
    result += support[threadIdx.x + i];
  output[index] = result / 3.f;
int N = 1024 * 1024;
cudaMalloc(&devInput, N+2); // allocate array in device memory
cudaMalloc(&devOutput, N); // allocate array in device memory
// property initialize contents of devInput here ...
convolve<<<N/THREADS_PER_BLK, THREADS_PER_BLK>>>(N, devInput, devOutput);
```

Consider implementation of call to pthread_create():

Allocate thread state:


- Stack space for thread
- Allocate control block so OS can schedule thread

Will running this CUDA program create 1 million instances of local variables/per-thread stack?


8K instances of shared variables? (support)

launch over 1 million CUDA threads (over 8K thread blocks)

Assigning work



High-end GPU (16 cores)



Mid-range GPU

(6 cores)

Desirable for CUDA program to run on all of these GPUs without modification

Note: there is no concept of num_cores in the CUDA programs I have shown you. (CUDA thread launch is similar in spirit to a forall loop in data parallel model examples)

CUDA compilation

```
#define THREADS_PER_BLK 128
__global__ void convolve(int N, float* input, float* output) {
    __shared__ float support[THREADS_PER_BLK+2]; // per block allocation int index = blockIdx.x * blockDim.x + threadIdx.x; // thread local var support[threadIdx.x] = input[index]; if (threadIdx.x < 2) {
        support[THREADS_PER_BLK+threadIdx.x] = input[index+THREADS_PER_BLK]; }
    __syncthreads();  
    float result = 0.0f; // thread-local variable for (int i=0; i<3; i++)  
        result += support[threadIdx.x + i];  
    output[index] = result; }
</pre>
```

A compiled CUDA device binary includes:

Program text (instructions)
Information about required resources:


- 128 threads per block
- B bytes of local data per thread
- 130 floats (520 bytes) of shared space per thread block

```
int N = 1024 * 1024;
cudaMalloc(&devInput, N+2); // allocate array in device memory
cudaMalloc(&devOutput, N); // allocate array in device memory

// property initialize contents of devInput here ...
convolve<<<N/THREADS_PER_BLK, THREADS_PER_BLK>>>(N, devInput, devOutput);
```


launch 8K thread blocks

CUDA thread-block assignment



Grid of 8K convolve thread blocks (specified by kernel launch)

Kernel launch command from host
launch(blockDim, convolve)




Block resource requirements:
(contained in compiled kernel binary)
128 threads
520 bytes of shared mem
(128 x B) bytes of local mem

Major CUDA assumption: thread block execution can be carried out in any order (no dependencies between blocks)

GPU implementation maps thread blocks ("work") to cores using a dynamic scheduling policy that respects resource requirements

Shared mem is fast on-chip memory

Another instance of our common design pattern: a pool of worker "threads"




Other examples:

- ISPC's implementation of launching tasks
 - Creates one pthread for each hyper-thread on CPU. Threads kept alive for remainder of program
- Thread pool in a web server
 - Number of threads is a function of number of cores, not number of outstanding requests
 - Threads spawned at web server launch, wait for work to arrive

NVIDIA GTX 1080 (2016)

This is one NVIDIA Pascal GP104 streaming multi-processor (SM) unit




= load/store


SM resource limits:

- Max warp execution contexts: 64 (2,048 total CUDA threads)
- 96 KB of shared memory

- = SIMD functional unit, control shared across 32 units (1 MUL-ADD per clock)
- = SIMD special function unit (sin, cos, etc.)

RWAMAGA GALLA thread block on a SM "core"





Call, CUDA kernels execute as SPMD programs

On NVIDIA GPUs groups of 32 CUDA threads share an instruction stream. These groups called "warps".


A convolve thread block is executed by 4 warps (4 warps x 32 threads/warp = 128 CUDA threads per block) (Warps are an important GPU implementation detail, but not a CUDA abstraction!)

SM core operation each clock:

- Select up to four runnable warps from 64 resident on SM core (thread-level parallelism)
- Select up to two runnable instructions per warp (instruction-level parallelism) *

Review: what is a "warp"?

- A warp is a CUDA implementation detail on NVIDIA GPUs
- On modern NVIDIA hardware, groups of 32 CUDA threads in a thread block are executed simultaneously using 32-wide SIMD execution.




In this fictitious NVIDIA GPU example: Core maintains contexts for 12 warps Selects one warp to run each clock

Review: what is a "warp"?

- A warp is a CUDA implementation detail on NVIDIA GPUs
- On modern NVIDIA hardware, groups of 32 CUDA threads in a thread block are executed simultaneously using 32-wide SIMD execution.
 - These 32 logical CUDA threads share an instruction stream and therefore performance can suffer due to divergent execution.
 - This mapping is similar to how ISPC runs program instances in a gang.
- The group of 32 threads sharing an instruction stream is called a <u>warp</u>.
 - In a thread block, threads 0-31 fall into the same warp (so do threads 32-63, etc.)
 - Therefore, a thread block with 256 CUDA threads is mapped to 8 warps.
 - Each "SM" core in the GTX 1080 is capable of scheduling and interleaving execution of up to 64 warps.
 - So a "SM" core is capable of concurrently executing multiple CUDA thread blocks.


NVIDIA GTX 1080 (20 SMs)







Summary: geometry of the GTX 1080



1.6 GHz clock

20 SM cores per chip

20 x 128 = 2,560 SIMD mul-add ALUs = 8.1 TFLOPs

Up to 20 x 64 = 1280 interleaved warps per chip (40,960 CUDA threads/chip)

TDP: 180 watts

GPU memory (DDR5 DRAM)

Running a CUDA program on a GPU

Running the convolve kernel

convolve kernel's execution requirements:

Each thread block must execute 128 CUDA threads

Each thread block requires $130 \times \text{sizeof}(\text{float}) = 520 \text{ bytes of shared memory}$


Let's assume array size N is very large, so the host-side kernel launch generates thousands of thread blocks.

```
#define THREADS_PER_BLK 128
convolve<<<<N/THREADS_PER_BLK, THREADS_PER_BLK>>>(N, input_array, output_array);
```


Let's run this program on the fictitious two-core GPU below.

(Note: my fictitious cores are much "smaller" than the GTX 1080 SM cores discussed earlier in lecture: they have fewer execution units, support for fewer active warps, less shared memory, etc.)

GPU Work Scheduler



Core 0



Core 1

Running the CUDA kernel

Kernel's execution requirements:

Each thread block must execute 128 CUDA threads

Each thread block must allocate $130 \times \text{sizeof}(\text{float}) = 520 \text{ bytes of shared memory}$

Step 1: host sends CUDA device (GPU) a command ("execute this kernel")





EXECUTE: convolve

ARGS: N, input_array, output_array

NUM_BLOCKS: 1000

GPU Work Scheduler





Core 0

Running the CUDA kernel

Kernel's execution requirements:

Each thread block must execute 128 CUDA threads

Each thread block must allocate $130 \times \text{sizeof}(\text{float}) = 520 \text{ bytes of shared memory}$

Step 2: scheduler maps block 0 to core 0 (reserves execution contexts for 128 threads

and 520 bytes of shared storage)


EXECUTE: convolve


ARGS: N, input_array, output_array

NUM_BLOCKS: 1000

NEXT = 1 **GPU Work Scheduler**

TOTAL = 1000





Core 0 Core 1

Running the CUDA kernel

Kernel's execution requirements:

Each thread block must execute 128 CUDA threads

Each thread block must allocate $130 \times \text{sizeof(float)} = 520 \text{ bytes of shared memory}$

Step 3: scheduler continues to map blocks to available execution contexts (interleaved mapping shown)

(interleaved mapping shown)


EXECUTE: convolve


ARGS: N, input_array, output_array

NUM_BLOCKS: 1000

NEXT = 2 GPU Work Scheduler

TOTAL = 1000





Core 0 Core 1

Kernel's execution requirements:

Each thread block must execute 128 CUDA threads

Each thread block must allocate $130 \times \text{sizeof(float)} = 520 \text{ bytes of shared memory}$

Step 3: scheduler continues to map blocks to available execution contexts

(interleaved mapping shown)


EXECUTE: convolve


ARGS: N, input_array, output_array

NUM_BLOCKS: 1000

NEXT = 3 GPU Work Scheduler

TOTAL = 1000





Kernel's execution requirements:

Each thread block must execute 128 CUDA threads

Each thread block must allocate $130 \times \text{sizeof}(\text{float}) = 520 \text{ bytes of shared memory}$

Step 3: scheduler continues to map blocks to available execution contexts (interleaved mapping shown). Only two thread blocks fit on a core

(third block won't fit due to insufficient shared storage 3 x 520 bytes > 1.5 KB)


EXECUTE: convolve


ARGS: N, input_array, output_array

NUM_BLOCKS: 1000

NEXT = 4 GPU Work Scheduler

TOTAL = 1000





Kernel's execution requirements:

Each thread block must execute 128 CUDA threads

Each thread block must allocate $130 \times \text{sizeof}(\text{float}) = 520 \text{ bytes of shared memory}$

Step 4: thread block 0 completes on core 0




EXECUTE: convolve


ARGS: N, input_array, output_array

NUM_BLOCKS: 1000

NEXT = 4 GPU Work Scheduler

TOTAL = 1000





Kernel's execution requirements:

Each thread block must execute 128 CUDA threads

Each thread block must allocate $130 \times \text{sizeof}(\text{float}) = 520 \text{ bytes of shared memory}$

Step 5: block 4 is scheduled on core 0 (mapped to execution contexts 0-127)




EXECUTE: convolve


ARGS: N, input_array, output_array

NUM_BLOCKS: 1000

NEXT = 5 GPU Work Scheduler

TOTAL = 1000





Kernel's execution requirements:

Each thread block must execute 128 CUDA threads

Each thread block must allocate $130 \times \text{sizeof}(\text{float}) = 520 \text{ bytes of shared memory}$

Step 6: thread block 2 completes on core 0




EXECUTE: convolve


ARGS: N, input_array, output_array

NUM_BLOCKS: 1000

NEXT = 5 GPU Work Scheduler

TOTAL = 1000





Kernel's execution requirements:

Each thread block must execute 128 CUDA threads

Each thread block must allocate $130 \times \text{sizeof}(\text{float}) = 520 \text{ bytes of shared memory}$

Step 7: thread block 5 is scheduled on core 0 (mapped to execution contexts 128-255)




EXECUTE: convolve


ARGS: N, input_array, output_array

NUM_BLOCKS: 1000

NEXT = 6 GPU Work Scheduler

TOTAL = 1000






More advanced scheduling questions:

(If you understand the following examples you <u>really</u> understand how CUDA programs run on a GPU, and also have a good handle on the work scheduling issues we've discussed in the course up to this point.)

Why must CUDA allocate execution contexts for all threads in a block?



Imagine a thread block with 256 CUDA threads (see code, top-right)

Assume a fictitious SM core with only 4 warps worth of parallel execution in HW (illustrated above)

Why not just run four warps (threads 0-127) to completion then run next four warps (threads 128-255) to completion in order to execute the entire thread block?

```
#define THREADS_PER_BLK 256
 _global__ void convolve(int N, float* input,
                         float* output)
   __shared__ float support[THREADS_PER_BLK+2];
   int index = blockIdx.x * blockDim.x +
               threadIdx.x;
   support[threadIdx.x] = input[index];
   if (threadIdx.x < 2) {</pre>
      support[THREADS_PER_BLK+threadIdx.x]
        = input[index+THREADS_PER_BLK];
   __syncthreads();
   float result = 0.0f; // thread-local
   for (int i=0; i<3; i++)
     result += support[threadIdx.x + i];
   output[index] = result;
```

CUDA kernels may create dependencies between threads in a block

Simplest example is ___syncthreads()

Threads in a block <u>cannot</u> be executed by the system in any order when dependencies exist.

CUDA semantics: threads in a block ARE running concurrently. If a thread in a block is runnable it will eventually be run! (no deadlock)

Implementation of CUDA abstractions

Thread blocks can be scheduled in any order by the system

- System assumes no dependencies between blocks
- Logically concurrent
- A lot like ISPC tasks, right?

CUDA threads in same block DO run at the same time


- When block begins executing, all threads are running (these semantics impose a scheduling constraint on the system)
- A CUDA thread block <u>is itself</u> an SPMD program (like an ISPC gang of program instances)
- Threads in thread block are concurrent, cooperating "workers"

CUDA implementation:

- A NVIDIA GPU warp has performance characteristics akin to an ISPC gang of instances (but unlike an ISPC gang, the warp concept does not exist in the programming model*)
- All warps in a thread block are scheduled onto the same core, allowing for high-BW/low latency communication through shared memory variables
- When all threads in block complete, block resources (shared memory allocations, warp execution contexts) become available for next block

Consider a program that creates a histogram:

- This example: build a histogram of values in an array
 - All CUDA threads <u>atomically</u> update shared variables in global memory
- Notice I have never claimed CUDA thread blocks were guaranteed to be independent. I only stated CUDA reserves the right to schedule them in any order.
- This is valid code! This use of atomics <u>does not</u> impact implementation's ability to schedule blocks in any order (atomics used for mutual exclusion, and nothing more)



But is this reasonable CUDA code?

- Consider implementation of on a single core GPU with resources for one CUDA thread block per core
 - What happens if the CUDA implementation runs block 0 first?
 - What happens if the CUDA implementation runs block 1 first?

```
// do stuff here
atomicAdd(&myFlag, 1);

while(atomicAdd(&myFlag, 0) == 0)
{}
// do stuff here

Thread block 0

Thread block 1

Global memory

int myFlag

(assume myFlag is initialized to 0)
```

"Persistent thread" CUDA programming style

```
#define THREADS_PER_BLK 128
#define BLOCKS_PER_CHIP 20 * (2048/128) // specific to GTX 1080 GPU
 __device__ int workCounter = 0; // global mem variable
 _global___ void convolve(int N, float* input, float* output) {
  __shared__ int startingIndex;
  __shared__ float support[THREADS_PER_BLK+2]; // shared across block
  while (1) {
    if (threadIdx.x == 0)
       startingIndex = atomicInc(workCounter, THREADS_PER_BLK);
     __syncthreads();
    if (startingIndex >= N)
       break;
     int index = startingIndex + threadIdx.x; // thread local
     support[threadIdx.x] = input[index];
    if (threadIdx.x < 2)</pre>
       support[THREADS_PER_BLK+threadIdx.x] = input[index+THREADS_PER_BLK];
     __syncthreads();
    float result = 0.0f; // thread-local variable
    for (int i=0; i<3; i++)
      result += support[threadIdx.x + i];
     output[index] = result;
     __syncthreads();
int N = 1024 * 1024;
cudaMalloc(&devInput, N+2); // allocate array in device memory
cudaMalloc(&devOutput, N); // allocate array in device memory
// properly initialize contents of devInput here ...
convolve<<<BLOCKS_PER_CHIP, THREADS_PER_BLK>>>(N, devInput, devOutput);
```

Idea: write CUDA code that requires knowledge of the number of cores and blocks per core that are supported by underlying GPU implementation.

Programmer launches exactly as many thread blocks as will fill the GPU

(Program makes assumptions about GPU implementation: that GPU will in fact run all blocks concurrently. Ugg!)

Now, work assignment to blocks is implemented entirely by the application (circumvents GPU's thread block scheduler)

Now the programmer's mental model is that *all* CUDA threads are concurrently running on the GPU at once.

CUDA summary

- Execution semantics
 - Partitioning of problem into thread blocks is in the spirit of the data-parallel model (intended to be machine independent: system schedules blocks onto any number of cores)
 - Threads in a thread block actually do run concurrently (they have to, since they cooperate)
 - Inside a single thread block: SPMD shared address space programming
 - There are subtle, but notable differences between these models of execution. Make sure
 you understand it. (And ask yourself what semantics are being used whenever you
 encounter a parallel programming system)
- Memory semantics
 - Distributed address space: host/device memories
 - Thread local/block shared/global variables within device memory
 - Loads/stores move data between them (so it is correct to think about local/shared/ global memory as being distinct address spaces)
- Key implementation details:
 - Threads in a thread block are scheduled onto same GPU core to allow fast communication through shared memory
 - Threads in a thread block are are grouped into warps for SIMD execution on GPU hardware

One last point...

- In this lecture, we talked about writing CUDA programs for the programmable cores in a GPU
 - Work (described by a CUDA kernel launch) was mapped onto the cores via a hardware work scheduler
- Remember, there is still the graphics pipeline interface for driving GPU execution
 - And much of the interesting non-programmable functionality of the GPU is present to accelerate execution of graphics pipeline operations
 - It's more or less "turned off" when running CUDA programs
- How the GPU implements the graphics pipeline efficiently is a topic for an advanced graphics class...*