Lecture 1: Why Parallelism? Why Efficiency?

Parallel Computing Stanford CS149, Winter 2019

Tunes

Leela James "Long Time Coming" (A Change is Gonna Come)

"I'd heard a bit about parallelism in CS110. And so I was just itching to start tuning code for bunch of cores." - Leela James, on the inspiration for "Long Time Coming"





Prof. Olukotun



Prof. Kayvon





Juan



Mario

One common definition

A parallel computer is a collection of processing elements that cooperate to solve problems quickly

We care about performance * We care about efficiency

* Note: different motivation from "concurrent programming" using pthreads like in CS110

We're going to use multiple processors to get it

DEMO 1

(CS149 Winter 2019's first parallel program)

Speedup

One major motivation of using parallel processing: achieve a speedup

For a given problem:

Class observations from demo 1

- Communication limited the maximum speedup achieved
 - In the demo, the communication was telling each other the partial sums
 - Minimizing the cost of communication improved speedup
 - Moved students ("processors") closer together (or let them shout)

DEMO 2

(scaling up to four "processors")



Class observations from demo 2

Imbalance in work assignment limited speedup

- Some students ("processors") ran out work to do (went idle), while others were still working on their assigned task
- Improving the distribution of work improved speedup

DEMO 3

(massively parallel execution)

Class observations from demo 3

- The problem I just gave you has a significant amount of communication compared to computation
- Communication costs can dominate a parallel computation, severely limiting speedup



Course theme 1: Designing and writing parallel programs ... <u>that scale</u>!

Parallel thinking

- 1. Decomposing work into pieces that can safely be performed in parallel
- 2. Assigning work to processors
- 3. Managing communication/synchronization between the processors so that it does not limit speedup
- Abstractions/mechanisms for performing the above tasks
 - Writing code in popular parallel programming languages

Course theme 2:

Parallel computer hardware implementation: how parallel computers work

- Mechanisms used to implement abstractions efficiently
 - Performance characteristics of implementations
 - **Design trade-offs: performance vs. convenience vs. cost**

Why do I need to know about hardware?

- Because the characteristics of the machine really matter (recall speed of communication issues in earlier demos)
- Because you care about efficiency and performance (you are writing parallel programs after all!)

Course theme 3: Thinking about efficiency

- **FAST** != **EFFICIENT**
- Just because your program runs faster on a parallel computer, it does not mean it is using the hardware efficiently
 - Is 2x speedup on computer with 10 processors a good result?
 - **Programmer's perspective: make use of provided machine capabilities**
- HW designer's perspective: choosing the right capabilities to put in system (performance/cost, cost = silicon area?, power?, etc.)

Course logistics



Getting started

- Create an account on the course web site
 - http://35.227.169.186/cs149/winter19
 - Sign up for the course on Piazza
 - https://piazza.com/class/jqgzf4qojwk1nz
- Textbook
 - There is no course textbook, but please see web site for suggested references

Stanford CS149, Winter 2019 PARAI

From smart phones, to multi-core CPUs and GPUs, to the world's largest supercomputers and web sites, parallel processing is ubiquitous in modern computing. The goal of this course is to provide a deep understanding of the fundamental principles and engineering trade-offs involved in designing modern parallel computing systems as well as to teach parallel programming techniques necessary to effectively utilize these machines. Because writing good parallel programs requires an understanding of key machine performance characteristics, this course will cover both parallel hardware and software design.

Basic Info

Tues/Thurs 4:30-6:00pm Room 420-040 Instructors: Kunle Olukotun and Kayvon Fatahalian

See the course info page for more info on course policies and logistics

Winter 2019 Schedule

Jan 8	Course Introduction + Why Parallelism? Motivations for parallel chip decisions, challenges of parallelizing code
Jan 10	A Modern Multi-Core Processor Forms of parallelism: multicore, SIMD, threading + understanding latency and bandwidth
Jan 15	Parallel Programming Models and their Corresponding HW/SW Implementations ways of thinking about parallel programs, and their corresponding hardware implementations, ISPC programming
Jan 17	Parallel Programming Basics Thought process of parallelizing a program in data parallel and shared address space models
Jan 22	Program Optimization 1: Work Distribution and Scheduling Achieving good work distribution while minimizing overhead, scheduling Cilk programs with work stealing
Jan 24	Program Optimization 2: Locality and Communication Message passing, async vs. blocking sends/receives, pipelining, increasing arithmetic intensity, avoiding contention

Commenting and contributing to lectures

We have no textbook for this class and so the lecture slides are the primary course reference



Liked by 4 people!

Threads are about latency (responding quickly); parallel execution is about minimizing total time. These two metrics are totally independent.

Edit: A previous version of this comment said "work" instead of "time" (because I forgot "work" was a technical term at CMU), prompting some of the comments below.

I've always liked the way **these slides** explain it; concurrency is about splitting a program up into tasks that can communicate and synchronize with each other, whereas parallelism is about making use of multiple processing units to decrease the time it takes for a program to run.

The thing is that there's an overhead to splitting up data or tasks to take advantage of multiple processing units -- it's a tradeoff. The parallel implementation is actually more total work (in terms of total instructions executed), but your task gets done quicker (if you did a good job writing your code). Though I guess you might save energy by not having a bunch of cores idling while one core crunches away at a serial task ...

To further elaborate on concurrency: it is about doing things simultaneously, and includes not only the division of a single program. Concurrent execution was important before multi-core processors even existed. I suppose you could call scheduling multiple tasks on a single CPU "false" concurrency, as from the CPU's perspective they are not concurrent, but nonetheless to the users they looked simultaneous and that is important. Often times, the user prefers progress on all tasks rather than ultimate throughput (assuming single CPU). This goes back to the proxy example mentioned by professor Kayvon. Even if our proxy was running on a singlecore machine, the concurrency would still be very useful as we do not wish to starve any single

Participation requirement (comments)

You are encouraged to submit one <u>well-thought-out</u> comment per lecture (only two comments per week)

- Why do we write?
 - Because writing is a way many good architects and systems designers force themselves to think (explaining clearly and thinking clearly are highly correlated!)

What we are looking for in comments

- Try to explain the slide (as if you were trying to teach your classmate while studying for an exam)
 - "The instructor said this, but if you think about it this way instead it makes much more sense..."
- **Explain what is confusing to you:**
 - "What I'm totally confused by here was..."
- **Challenge classmates with a question**
 - For example, make up a question you think might be on an exam.
- **Provide a link to an alternate explanation**
 - "This site has a really good description of how multi-threading works..."
- Mention real-world examples
 - For example, describe all the parallel hardware components in the XBox One
- **Constructively respond to another student's comment or question**
 - "@segfault21, are you sure that is correct? I thought that Kayvon said..."
- It is OKAY (and even encouraged) to address the same topic (or repeat someone else's summary, explanation or idea) in your own words
 - "@funkysenior17's point is that the overhead of communication..."

Five programming assignments



Task Queue

> Thread Pool

Completed Tasks

Assignment 1: ISPC programming on multi-core CPUs



Assignment 3: parallel large graph algorithms on a multi-core CPU



Assignment 4: Writing a renderer in CUDA on NVIDIA GPUs



Assignment 2: multi-threaded threaded web server



Assignment 5: distributed programming in Spark

Written assignments

Every two-weeks we will have a take-home written assignment

Grades

- 45% **Programming assignments (5)**
- 25% Written Assignments (5)
- **30% Exams (2)**

Each student (or group) gets up to five late days on programming assignments (max 3 days per assignment)

Why parallelism?



Some historical context: why not parallel processing?

- Single-threaded CPU performance doubling ~ every 18 months
- Implication: working to parallelize your code was often not worth the time
 - Software developer does nothing, code gets faster next year. Woot!



Image credit: Olukutun and Hammond, ACM Queue 2005

ery 18 months s often not worth the time year. Woot!

Why parallel processing? (80's, 90's, early 2000's)

The answer until ~15 years ago: to realize performance improvements that exceeded what CPU performance improvements could provide



For supercomputing applications



Thinking Machines (CM2) (1987) 65,536 1-bit processors + 2,048 32 bit FP processors

SGI Origin 2000 — 128 CPUs (1996) **Photo shows ASIC Blue Mountain** supercomputer at Los Alamos (48 Origin 2000's)

For database applications



Sun Enterprise 10000 (circa 1997) 64 UltraSPARC-II processors

Until ~15 years ago: two significant reasons for processor performance improvement

1. Exploiting instruction-level parallelism (superscalar execution)

2. Increasing CPU clock frequency

What is a computer program?

int main(int argc, char** argv) { int x = 1;for (int i=0; i<10; i++) {</pre> $\mathbf{X} = \mathbf{X} + \mathbf{X};$ } printf("%d\n", x); return 0; }

Review: what is a program?

From a processor's perspective, a program is a sequence of instructions.

in:	
000f10:	pushq %rbp
000f11:	movq%rsp,%rbp
000f14:	subq \$32,%rsp
000f18:	movl \$0, -4(%rbp)
000f1f:	movl%edi, -8(%rbp)
000f22:	movq%rsi, -16(%rbp)
000f26:	movl \$1, -20(%rbp)
000f2d:	movl \$0, -24(%rbp)
000f34:	cmpl \$10, -24(%rbp)
000f38:	jge 23 <_main+0x45>
000f3e:	movl-20(%rbp), %eax
000f41:	addl -20(%rbp), %eax
000f44:	movl%eax, -20(%rbp)
000f47:	movl -24(%rbp), %eax
000f4a:	addl \$1, %eax
000f4d:	movl%eax, -24(%rbp)
000f50:	jmp -33 <_main+0x24>
000f55:	leaq 58(%rip), %rdi
000f5c:	movl-20(%rbp), %esi
000f5f:	movb \$0, %al
000f61:	callq 14
000f66:	xorl%esi,%esi
000f68:	movl%eax, -28(%rbp)
000f6b:	movl%esi,%eax
000f6d:	addq \$32, %rsp
000f71:	popq %rbp
000f72:	retq

Review: what does a processor do?

It runs programs!	_mai 1000 1000
	1000
	1000
Processor executes instruction	1000
	1000
referenced by the program	1000
	1000
counter (PC)	1000
	1000
(executing the instruction will modify	1000
machine state: contents of registers.	1000
	1000
memory, CPU state, etc.)	1000
	1000
	1000
Move to next instruction	1000
	1000
	1000
	1000
inen execute it	1000
	1000
	1000
And co on	1000
	1000

in: **00f10: 00f11: 00f14: 00f18: 00f1f: 00f22: 00f26: 00f2d: 00f34: 00f38: 00f3e: 00f41: 00f44: 00f47: 00f4a: 00f4d: 00f50: 00f55: 00f5c: 00f5f: 00f61: 00f66: 00f68: 00f6b: 00f6d: 00f71: 00f72:**

pushq %rbp movq %rsp, %rbp subq \$32, %rsp movl \$0, -4(%rbp) movl %edi, -8(%rbp) movq %rsi, -16(%rbp) movl \$1, -20(%rbp) movl \$0, -24(%rbp) cmpl \$10, -24(%rbp) jge 23 <_main+0x45> movl -20(%rbp), %eax addl -20(%rbp), %eax movl %eax, -20(%rbp) movl -24(%rbp), %eax addl \$1, %eax movl %eax, -24(%rbp) jmp -33 <_main+0x24> leaq 58(%rip), %rdi movl -20(%rbp), %esi movb \$0, %al callq 14 xorl %esi, %esi movl %eax, -28(%rbp) movl %esi, %eax addq \$32, %rsp popq %rbp retq

Instruction level parallelism (ILP)

- Processors did in fact leverage parallel execution to make programs run faster, it was just invisible to the programmer
- Instruction level parallelism (ILP)
 - Idea: Instructions must <u>appear</u> to be executed in program order. BUT independent instructions can be executed simultaneously by a processor without impacting program correctness
 - **Superscalar execution:** processor dynamically finds independent instructions in an instruction sequence and executes them in parallel





Independent instructions

ILP example

a = x*x + y*y + z*z

Consider the following program:

// assume r0=x, r1=y, r2=z mul r0, r0, r0 mul r1, r1, r1 mul r2, r2, r2 add r0, r0, r1 add r3, r0, r2 // now r3 stores value of program variable 'a'

This program has five instructions, so it will take five clocks to execute, correct? Can we do better?

ILP example

a = x*x + y*y + z*z





Superscalar execution

a = x*x + y*y + z*z

// assume r0=x, r1=y, r2=z

1. mul r0, r0, r0 2. mul r1, r1, r1 3. mul r2, r2, r2 4. add r0, r0, r1 5. add r3, r0, r2

// r3 stores value of variable 'a'

<u>Superscalar execution</u>: processor automatically finds independent instructions in an instruction sequence and executes them in parallel on multiple execution units!

In this example: instructions 1, 2, and 3 can be executed in parallel (on a superscalar processor that determines that the lack of dependencies exists) But instruction 4 must come after instructions 1 and 2 And instruction 5 must come after instruction 4

A more complex example

Program (sequence of instructions)

D/

PL	INSTRUCTION		
00 01	a = 2 b = 4		value during execution
02	tmp2 = a + b	//	6
03	tmp3 = tmp2 + a	//	8
0 4	tmp4 = b + b	//	8
05	tmp5 = b * b	//	16
06	tmp6 = tmp2 + tmp4	//	14
07	tmp7 = tmp5 + tmp6	//	30
08	if (tmp3 > 7)		
09	print tmp3		
	else		
10	print tmp7		

What does it mean for a superscalar processor to "respect program order"?

Instruction dependency graph



Diminishing returns of superscalar execution

Most available ILP is exploited by a processor capable of issuing four instructions per clock (Little performance benefit from building a processor that can issue more)



Source: Culler & Singh (data from Johnson 1991)

ILP tapped out + end of frequency scaling



Image credit: "The free Lunch is Over" by Herb Sutter, Dr. Dobbs 2005

The "power wall"

Power consumed by a transistor: Dynamic power \propto capacitive load \times voltage² \times frequency Static power: transistors burn power even when inactive due to leakage **High power = high heat** Power is a critical design constraint in modern processors

		IDP
Intel Core i7 (in this laptop):		45W
Intel Core i7 2700K (fast desktop Cl	PU):	95W
NVIDIA GTX 780 GPU		250W
Mobile phone processor	1	/ ₂ - 2W
World's fastest supercomputer	meg	awatts

Standard microwave oven

700W



Power draw as a function of frequency

Dynamic power \propto capacitive load \times voltage² \times frequency Static power: transistors burn power even when inactive due to leakage Maximum allowed frequency determined by processor's core voltage



Image credit: "Idontcare": posted at: http://forums.anandtech.com/showthread.php?t=2281195

Single-core performance scaling

The rate of single-instruction stream ¹ performance scaling has decreased (almost to zero)

- 1. Frequency scaling limited by power
- 2. ILP scaling tapped out

Architects are now building faster processors by adding more execution units that run in parallel

(Or units that are specialized for a specific task (like graphics, or audio/video playback)

Software must be written to be parallel to see performance gains. No more free lunch for software developers!



Image credit: "The free Lunch is Over" by Herb Sutter, Dr. Dobbs 2005

From the New York Times

• • •

Intel's Big Shift After Hitting Technical Wall

The warning came first from a group of hobbyists that tests the speeds of computer chips. This year, the group discovered that the Intel Corporation's newest microprocessor was running slower and hotter than its predecessor.

What they had stumbled upon was a major threat to Intel's longstanding approach to dominating the semiconductor industry - relentlessly raising the clock speed of its chips.

Then two weeks ago, Intel, the world's largest chip maker, publicly acknowledged that it had hit a "thermal wall" on its microprocessor line. As a result, the company is changing its product strategy and disbanding one of its most advanced design groups. Intel also said that it would abandon two advanced chip development projects, code-named Tejas and Jayhawk.

Now, Intel is embarked on a course already adopted by some of its major rivals: obtaining more computing power by stamping multiple processors on a single chip rather than straining to increase the speed of a single processor.

John Markoff, New York Times, May 17, 2004

Recap: why parallelism?

The answer 15 years ago

- To realize performance improvements that exceeded what CPU performance improvements could provide (specifically, in the early 2000's, what clock frequency scaling could provide)
- Because if you just waited until next year, your code would run faster on the next generation CPU

The answer today:

Because it is the primary way to achieve significantly higher application performance for the foreseeable future *

* We'll revisit this comment later in the heterogeneous processing lecture

Intel Skylake (2015) (aka "6th generation Core i7") Quad-core CPU + multi-core GPU integrated on one chip



Intel Xeon Phi 7290 "coprocessor" (2016)

ne

72 cores (1.5 Ghz)



NVIDIA Maxwell GTX 1080 GPU (2016)

20 major processing blocks (but much, much more parallelism available... details coming next class)



Mobile parallel processing

Power constraints heavily influence design of mobile systems





Apple A10: (in iPhone 7) 2 "big" CPU cores + 2 "small" CPU cores + GPU + image processor (and more!) on one chip

NVIDIA Tegra X1: 4 ARM A57 CPU cores + 4 ARM A53 CPU cores + **NVIDIA GPU + image processor...**

Mobile parallel processing

Raspberry Pi 3 Quad-core ARM A53 CPU



Supercomputing

- Today: clusters of multi-core CPUs + GPUs
- Oak Ridge National Laboratory: Titan (#9 supercomputer in world)
 - 18,688 x 16 core AMD CPUs + 18,688 NVIDIA K20X GPUs



upercomputer in world) DIA K20X GPUs

Summary

- Today, single-thread-of-control performance is improving very slowly
 - To run programs significantly faster, programs must utilize multiple processing elements
 - Which means you need to know how to write parallel code
- Writing parallel programs can be challenging
 - Requires problem partitioning, communication, synchronization
 - Knowledge of machine characteristics is important
- I suspect you will find that modern computers have tremendously more processing power than you might realize, if you just use it!
- Welcome to CS149!