Lecture 19: **Efficiently Evaluating** DNNS


Parallel Computing Stanford CS149, Fall 2019




Today

- We will discuss the workload of <u>evaluating</u> deep neural **networks (performing "inference")**
 - This lecture will be heavily biased towards concerns of DNNs that process images (to be honest, because that is what your instructor knows best)
 - Which admittedly is not the majority of DNN evaluation in the world right now (text processing, speech, ads, etc.)


Consider the following expression




max(max(0, (a*b) + (c*d)) + (e*f) + (g*h), i*j)




Example: rectified linear unit (ReLU) f(x) = max(0, x)



Deep neural network: topology





Fully connected layer

Recall image convolution (3x3 conv)

Inputs


int WIDTH = 1024; int HEIGHT = 1024; float input[(WIDTH+2) * (HEIGHT+2)]; float output[WIDTH * HEIGHT];

float weights[] = {1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9;

```
for (int j=0; j<HEIGHT; j++) {</pre>
  for (int i=0; i<WIDTH; i++) {</pre>
    float tmp = 0.f;
    for (int jj=0; jj<3; jj++)</pre>
                                                 a.k.a. one iteration of ii loop)
       for (int ii=0; ii<3; ii++)</pre>
         tmp += input[(j+jj)*(WIDTH+2) + (i+ii)] * weights[jj*3 + ii];
    output[j*WIDTH + i] = tmp;
  }
}
```



Inputs



Convolutional layer: locally connected AND all units in layer share the same parameters (same weights + same bias): (note: network illustration above only shows links for a 1D conv:

Strided 3x3 convolution


int WIDTH = 1024; int HEIGHT = 1024; int STRIDE = 2; float input[(WIDTH+2) * (HEIGHT+2)]; float output[(WIDTH/STRIDE) * (HEIGHT/STRIDE)];


```
float weights[] = \{1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.0/9, 1.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          1.0/9, 1.0/9, 1.0/9,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            1.0/9, 1.0/9, 1.0/9;
```

```
for (int j=0; j<HEIGHT; j+=STRIDE) {</pre>
  for (int i=0; i<WIDTH; i+=STRIDE) {</pre>
    float tmp = 0.f;
    for (int jj=0; jj<3; jj++)</pre>
      for (int ii=0; ii<3; ii++) {</pre>
          tmp += input[(j+jj)*(WIDTH+2) + (i+ii)] * weights[jj*3 + ii];
      output[(j/STRIDE)*WIDTH + (i/STRIDE)] = tmp;
  }
```


```
}
```









Inputs




Convolutional layer with stride 2 (0,1,2), (2,3,4), (4,5,6), ...


What does convolution using these filter weights do? .111 .111 .111 .111 .111 .111 .111 .111 .111 .111 .111








What does convolution using these filter weights do?.075.124.075.124.204.124 "Gaussian Blur" .124 .075 .075













What does convolution with these filters do?





Extracts horizontal gradients



Extracts vertical gradients

Gradient detection filters






Horizontal gradients

Vertical gradients

Note: you can think of a filter as a "detector" of a pattern, and the magnitude of a pixel in the output image as the "response" of the filter to the region surrounding each pixel in the input image

Applying many filters to an image at once




Applying many filters to an image at once


Input RGB image (W x H x 3)




96 11x11x3 filters (operate on RGB)



96 responses (normalized)




Adding additional layers



Example: "AlexNet" object detection network

Sequences of conv + reLU + pool (optional) layers

Example: AlexNet [Krizhevsky12]: 5 convolutional layers + 3 fully connected layers



Another example: VGG-16 [Simonyan15]: 13 convolutional layers

input: 224 x 224 RGB conv/reLU: 3x3x3x64 conv/reLU: 3x3x64x64 maxpool conv/reLU: 3x3x64x128 conv/reLU: 3x3x128x128 maxpool

conv/reLU: 3x3x128x256 conv/reLU: 3x3x256x256 conv/reLU: 3x3x256x256 maxpool conv/reLU: 3x3x256x512 conv/reLU: 3x3x512x512 conv/reLU: 3x3x512x512 maxpool

conv/reLU: 3x3x512x512 conv/reLU: 3x3x512x512 conv/reLU: 3x3x512x512 maxpool

fully-connected 4096

fully-connected 4096


fully-connected 1000


soft-max


Why deep?



Layer 1








[image credit: Zeiler 14]

Left: what pixels in image patch trigger the response **Right: images that generate strongest response for filters at each layer**

Why deep?



[image credit: Zeiler 14]



SE

and an

14

.

- for


5

đ


3

-






Inception (GoogleLeNet)



ResNet (34 layer version)



Deep networks learn useful representations


- Multi-scale learning of useful features for the task at hand
 - Example on previous slides: subparts detectors emerged in network for object classification
- But wait... how did you learn the values of all the weights?
 - For today, assume the weights are given (today is about evaluating deep networks, not training them)

or the task at hand rs emerged in network for

s of all the weights? ay is about evaluating deep

Efficiently implementing convolution layers

Dense matrix multiplication




C[j][i] += A[j][k] * B[k][i];

What is the problem with this implementation?

Low arithmetic intensity (does not exploit temporal locality in access to A and B)

Blocked dense matrix multiplication



Idea: compute partial result for block of C while required blocks of A and B remain in cache (Assumes BLOCKSIZE chosen to allow block of A, B, and C to remain resident) Self check: do you want as big a BLOCKSIZE as possible? Why?

Hierarchical blocked matrix mult

Exploit multiple levels of memory hierarchy

float A[M][K];

- float B[K][N];
- float C[M][N];

// compute C += A * B

```
#pragma omp parallel for
for (int jblock2=0; jblock2<M; jblock2+=L2_BLOCKSIZE_J)</pre>
  for (int iblock2=0; iblock2<N; iblock2+=L2 BLOCKSIZE I)</pre>
     for (int kblock2=0; kblock2<K; kblock2+=L2_BLOCKSIZE_K)</pre>
         for (int jblock1=0; jblock1<L1_BLOCKSIZE_J; jblock1+=L1_BLOCKSIZE_J)</pre>
            for (int iblock1=0; iblock1<L1_BLOCKSIZE_I; iblock1+=L1_BLOCKSIZE_I)</pre>
               for (int kblock1=0; kblock1<L1_BLOCKSIZE_K; kblock1+=L1_BLOCKSIZE_K)</pre>
                    for (int j=0; j<BLOCKSIZE_J; j++)</pre>
                       for (int i=0; i<BLOCKSIZE_I; i++)</pre>
                           for (int k=0; k<BLOCKSIZE_K; k++)</pre>
```


Not shown: final level of "blocking" for register locality...

. . .


Blocked dense matrix multiplication (1)

BLOCKSIZE_I Consider SIMD parallelism within a block BLOCKSIZE **BLOCKSIZE** . . . for (int j=0; j<BLOCKSIZE_J; j++) {</pre> for (int i=0; i<BLOCKSIZE_I; i+=SIMD_WIDTH) {</pre> simd_vec C_accum = vec_load(&C[jblock+j][iblock+i]); for (int k=0; k<BLOCKSIZE_K; k++) {</pre> // C = A * B + Csimd_vec A_val = splat(&A[jblock+j][kblock+k]); // load a single element in vector register simd_muladd(A_val, vec_load(&B[kblock+k][iblock+i]), C_accum); } vec_store(&C[jblock+j][iblock+i], C_accum); } }


Vectorize i loop Good: also improves spatial locality in access to B Bad: working set increased by SIMD_WIDTH, still walking over B in large steps



Blocked dense matrix multiplication (2)




Assume *i* dimension is small. Previous vectorization scheme (1) would not work well. **Pre-transpose block of B (copy block of B to temp buffer in transposed form) Vectorize innermost loop**



X

Blocked dense matrix multiplication (3)



```
// assume blocks of A and C are pre-transposed as Atrans and Ctrans
for (int j=0; j<BLOCKSIZE_J; j+=SIMD_WIDTH) {</pre>
   for (int i=0; i<BLOCKSIZE_I; i+=SIMD_WIDTH) {</pre>
      simd_vec C_accum[SIMD_WIDTH];
      for (int k=0; k<SIMD_WIDTH; k++) // load C_accum for a SIMD_WIDTH x SIMD_WIDTH chunk of C^T
         C_accum[k] = vec_load(&Ctrans[iblock+i+k][jblock+j]);
      for (int k=0; k<BLOCKSIZE_K; k++) {</pre>
        simd_vec bvec = vec_load(&B[kblock+k][iblock+i]);
        for (int kk=0; kk<SIMD_WIDTH; kk++) // innermost loop items not dependent</pre>
            simd_muladd(vec_load(&Atrans[kblock+k][jblock+j], splat(bvec[kk]), C_accum[kk]);
      }
      for (int k=0; k<SIMD_WIDTH; k++)</pre>
        vec_store(&Ctrans[iblock+i+k][jblock+j], C_accum[k]);
   }
}
```


Convolution as matrix-vector product Construct matrix from elements of input image

Г							
	X 00	X 01	X 02	X 03	•••		
	X 10	X 11	X 12	X 13	•••		
	X ₂₀	X ₂₁	X 22	X 23	•••		
	X ₃₀	X 31	X 32	X 33	•••		
	•••	•••	•••	•••			

WxH

Note: 0-pad matrix


O(N) storage overhead for filter with N elements **Must construct input data matrix**



3x3 convolution as matrix-vector product

Construct matrix from elements of input image

X 00	X 01	X 02	X 03	•••		
X 10	X 11	X ₁₂	X 13	•••		
X 20	X 21	X 22	X 23	•••		
X 30	X 31	X 32	X 33	•••		
•••	•••	•••	•••			



Note: 0-pad matrix

O(N) storage overhead for filter with N elements Must construct input data matrix

Multiple convolutions as matrix-matrix mult

X ₀₀	X 01	X ₀₂	X 03	•••		
X 10	X 11	X ₁₂	X 13	•••		
X 20	X ₂₁	X 22	X ₂₃	•••		
X ₃₀	X ₃₁	X ₃₂	X 33	•••		
•••	•••	•••	•••			

 9


 0
 0
 0
 x00
 x01
 0
 x10
 x11

 0
 0
 0
 x00
 x01
 x02
 x10
 x11
 x12

 0
 0
 0
 x01
 x02
 x03
 x11
 x12
 x13

 WxH
 ...
 ...
 ...
 ...

...



Multiple convolutions on multiple input channels

								char	nnel 2
								channe	1)
X	00	X 01	X 02	X 03	•••		han	inel 0	
X	10	X ₁₁	X 12	X 13	•••				
X	20	X ₂₁	X 22	X 23	•••				
X	30	X ₃₁	X 32	X 33	•••				
•	••	•••	•••	•••					

	9 x num input channels													num filters														
т	г.		ch	ann	el 0 v	alue	S			cha	nne	el 1 va	alues	5				cha	nne	el 2 va	lues	 	, 1 r	w_{000}	w_{001}	w_{002}		w_{00N} -
	Ľ	0 0	0	0	x00 x	01 0	x10 x1	.1 0	0	0	0	x00 x	x01 0	x1(0 x11	0	0	0	0	x00 x0	10	x10 x11		w_{010}	w_{011}	w_{012}	•••	w_{01N}
																								•	•	•		•
		0 0	0	x00	x01 x	02 x1	0 x11 x1	.2 0	0	0	x00	x01 x	x02 x1	.0 x1:	1 x12	0	0	0	x00	x01 x0	2 x10) x11 x12		w_{080}	w_{081}	w_{082}	•••	w_{08N}
		0 0	0	v01	V02 V	07 v1	1 x12 x1	3 0	0	0	v01	×07 \	/02 v1	1 v13	2 x13	0	0	0	v01	V07 V0	⊃ v11	x12 x13		w_{100}	w_{101}	w_{102}	•••	w_{10N}
WxH		0 0	U	XOT	XUZ X	05 XI.	1 X12 X1	.5 0	U	U	XUT	XUZ /	(02 XI	.1 .12		U	U	U	XUL	XUZ XU	2 XII	. XIZ XIJ		w_{110} .	w_{111} .	w_{112} .		w_{11N} .
																								•	•	•		•
		•••					•••					•••						w_{180}	w_{181}	w_{182}	• • •	w_{18N}						
																								$w_{200} \\ w_{210}$	$w_{201} \\ w_{211}$	$w_{202} \\ w_{212}$	•••	$w_{20N} \\ w_{21N}$
																								• 210	• 211	• 212		
	>	x00 x0	1 x02	x10	x11 x1	.2 x20	x21 x22	2 x0	0 x01	x02	x10	x11 x	12 x20	0 x21	x22	x00	x01	x02	x10 x	(11 x12	2 x20	x21 x22		•	•	•		:
T												•••											J L	w_{280}	w_{281}	w_{282}	• • •	w_{28N}
												•••															Ctan!	Ford (C1/0

For each filter, sum responses over input channels

Equivalent to (3 x 3 x num_channels) convolution on (W x H x num_channels) input data

Direct implementation of conv layer

float input[IMAGE_BATCH_SIZE][INPUT_HEIGHT][INPUT_WIDTH][INPUT_DEPTH]; float output[IMAGE_BATCH_SIZE][INPUT_HEIGHT][INPUT_WIDTH][LAYER_NUM_FILTERS]; float layer_weights[LAYER_NUM_FILTERS][LAYER_CONVY][LAYER_CONVX][INPUT_DEPTH];

```
// assumes convolution stride is 1
for (int img=0; img<IMAGE_BATCH_SIZE; img++)</pre>
   for (int j=0; j<INPUT_HEIGHT; j++)</pre>
      for (int i=0; i<INPUT_WIDTH; i++)</pre>
         for (int f=0; f<LAYER_NUM_FILTERS; f++) {</pre>
            output[img][j][i][f] = 0.f;
            for (int kk=0; kk<INPUT_DEPTH; kk++) // sum over filter responses of input channels</pre>
                for (int jj=0; jj<LAYER_FILTER_Y; jj++) // spatial convolution (Y)</pre>
                   for (int ii=0; ii<LAYER_FILTER_X; ii+) // spatial convolution (X)</pre>
                       output[img][j][i][f] += layer_weights[f][jj][ii][kk] * input[img][j+jj][i+ii][kk];
          }
```

Seven loops with significant input data reuse: reuse of filter weights (during convolution), and reuse of input values (across different filters)


Avoids O(N) footprint increase by avoiding materializing input matrix In theory loads O(N) times less data (potentially higher arithmetic intensity... but matrix mult is typically compute-bound) But must roll your own highly optimized implementation of complicated loop nest.

Convolutional layer in Halide

```
int in_w, in_h, in_ch = 4;
                                     // input params: assume initialized
Func in_func;
                                     // assume input function is initialized
int num_f, f_w, f_h, pad, stride; // parameters of the conv layer
Func forward = Func("conv");
                                     // n is minibatch dimension
Var x, y, z, n;
// This creates a padded input to avoid checking boundary
// conditions while computing the actual convolution
f_in_bound = BoundaryConditions::repeat_edge(in_func, 0, in_w, 0, in_h);
// Create buffers for layer parameters
Halide::Buffer<float> W(f_w, f_h, in_ch, num_f)
Halide::Buffer<float> b(num_f);
// domain of summation for filter with W x H x in_ch
RDom r(0, f_w, 0, f_h, 0, in_ch);
// Initialize to bias
forward(x, y, z, n) = b(z);
forward(x, y, z, n) += W(r.x, r.y, r.z, z) *
                       f_in_bound(x*stride + r.x - pad, y*stride + r.y - pad, r.z, n);
```

Consider scheduling this seven-dimensional loop nest!

Different layers of a single DNN may benefit from unique scheduling strategies




[Figure credit: Mullapudi et al. 2016]


Notice sizes of weights and activations in this network: (and consider SIMD widths of modern machines). Ug!

Type AStr Conv**≢**s2 Conv **g**w Conv 5s Conv **ā**w Conv⊭sø Conv dw Conv gs1 Conv **T**w Conv gs Conv ow Conv **Ø**sl Convidwo Conv / s1 ĊŤ $5 \times$ Conv Conv **T** Conv 5 Conv or Conv $\not\models$ s Avg Pool / FC / s1 Softmax /

Tal Op i	tinvizatione of Manualliy	e Authored Schedules
ide	Filter Shape	Input Size
LENSB	LBIR $3 \times 3 \times 32$	$224 \times 224 \times 3$
<u> </u>	$3 \times 3 \times 32 \text{ dw}$	$112 \times 112 \times 32$
	$1 \times 1 \times 32 \times 64$	$112 \times 112 \times 32$
/ s2	$3 \times 3 \times 64 \text{ dw}$	$112 \times 112 \times 64$
	$1 \times 1 \times 64 \times 128$	$56 \times 56 \times 64$
s1	$3 \times 3 \times 128^{40}$ dw	$56 \times 56 \stackrel{80}{\times} 128$
ΜΛΥΕΙ	$1 \times 128 \times 128$	$56 \times 56 \times 128$
MAXFI / s2	$3 \times 3 \times 128 \text{ dw}$	$56 \times 56 \times 128$
	$1 \times 1 \times 128 \times 256$	28 imes 28 imes 128
<u>s1</u>	$3 \times 3 \times 256 \text{ dw}$	$28 \times 28 \times 256$
	$1 \times 1 \times 256 \times 256$	28 imes 28 imes 256
s2	$3 \times 3 \times 256$ dw	$28 \times 28 \times 256$
0 L	$1 \times 1 \times 256 \times 512$	$14 \times 14 \times 256$
dwi/ sh	$A_{NS}^{3} \times 512 \text{ dw}$	$14 \times 14 \times 512$
s1	$1 \times 1 \times 512 \times 512$	$14 \times 14 \times 512$
4 s2	$3 \times 3 \times 512$ dw	$14 \times 14 \times 512$
	$1 \times 1 \times 512 \times 1024$	$7 \times 7 \times 512$
/ s2	$3 imes 3 imes 1024 ext{ dw}$	$7 \times 7 \times 1024$
0	$1 \times 1024 \times 1024$	$7 \times 70 \times 1024$ 40
/ s1	Pool Bohedule develop	
= Pro	gilandaher 11000 📃 = Prog	ranmer21024 = Auto-s
s1	Classifier	$1 \times 1 \times 1000$

Many efforts to automatically schedule key DNN operations





Learning Compiler Stack


license Apache 2.0 build passing

Documentation | Contributors | Community | Release Notes

TVM is a compiler stack for deep learning systems. It is designed to close the gap between the productivity-focused deep learning frameworks, and the performance- and efficiency-focused hardware backends. TVM works with deep learning frameworks to provide end to end compilation to different backends. Checkout the tvm stack homepage for more information.

NVIDIA TensorRT

Programmable Inference Acce




elerator		

Halide autoscheduler produces efficient DNN layer implementations (for CPUs)

Use large database of programs to learn to predict performance of Halide program+schedule. Then search for best performing programs.

> **Resnet50 throughput in images/sec (higher is better)** 16 threads, AVX-512, batch size 1




Reminder: energy cost of data access

Significant fraction of energy expended moving data to processor ALUs

Operation	Energy [pJ]
32 bit int ADD	0.1
32 bit float ADD	0.9
32 bit Register File	1
32 bit int MULT	3.1
32 bit float MULT	3.7
32 bit SRAM Cache	5
32 bit DRAM Memory	640

Estimates for 45nm process [Source: Mark Horowitz]



Reducing network footprint


- Early DNN designs: large storage cost for model parameters
 - AlexNet model: ~200 MB
 - VGG-16 model: ~500 MB
 - **ResNet-50: 102 MB**
 - Inception-v3:91 MB
 - In many modern DNNs, activations (intra-layer intermediate buffers) require more storage than weights
 - So bandwidth is often due to reading/writing intermediates






Is there an opportunity for compression?

"Pruning" (sparsifying) a network



If weight is near zero, then corresponding input has little impact on output of neuron.

"Pruning" (sparsifying) a network



Idea: prune connections with near zero weight

Remove entire units if all connections are pruned.

Representing "sparsified" networks

Step 1: prune low-weight links (iteratively retrain network, then prune)

- Store weight matrices in compressed sparse row (CSR) format

Indices	1	4	9	Q	1 0	0	0	0 5	0	0	0	Q	1 1	
Value	1.8	0.5	2.1	0	1.0	U	U	0.5	U	U	U	U	* • *	•••


Reduce storage over head of indices by delta encoding them to fit in 8 bits

Indices	1	3	5
Value	1.8	0.5	2.1

Efficiently storing the surviving connections

Step 2: Weight sharing: make surviving connections share a small set of weights

- Cluster weights via k-means clustering
- **Compress weights by only storing index of assigned cluster (lg(k) bits)**
- This is a form of lossy compression



Step 3: Huffman encode quantized weights and CSR indices (lossless compression)

[Figure credit: Han ICLR16]

VGG-16 sparsification

Large savings in fully connected layers due to combination of pruning, quantization, Huffman encoding *

Layer	#Weights	Weights% (P)	Weigh bits (P+Q)	Weight bits (P+Q+H)	Index bits (P+Q)	Index bits (P+Q+H)	Compress rate (P+Q)	Compress rate (P+Q+H)
conv1_1	2K	58%	8	6.8	5	1.7	40.0%	29.97%
$conv1_2$	37K	22%	8	6.5	5	2.6	9.8%	6.99%
conv2_1	74K	34%	8	5.6	5	2.4	14.3%	8.91%
conv2_2	148K	36%	8	5.9	5	2.3	14.7%	9.31%
conv3_1	295K	53%	8	4.8	5	1.8	21.7%	11.15%
conv3_2	590K	24%	8	4.6	5	2.9	9.7%	5.67%
conv3_3	590K	42%	8	4.6	5	2.2	17.0%	8.96%
conv4_1	1M	32%	8	4.6	5	2.6	13.1%	7.29%
conv4_2	2M	27%	8	4.2	5	2.9	10.9%	5.93%
conv4_3	2M	34%	8	4.4	5	2.5	14.0%	7.47%
conv5_1	2M	35%	8	4.7	5	2.5	14.3%	8.00%
conv5_2	2M	29%	8	4.6	5	2.7	11.7%	6.52%
conv5_3	2M	36%	8	4.6	5	2.3	14.8%	7.79%
fc6	103M	4%	5	3.6	5	3.5	1.6%	1.10%
fc7	17M	4%	5	4	5	4.3	1.5%	1.25%
fc8	4M	23%	5	4	5	3.4	7.1%	5.24%
Total	138M	$7.5\%(13 \times)$	6.4	4.1	5	3.1	3.2% (31 ×)	2.05% (49 ×)

P = connection pruning (prune low weight connections)

Q = quantize surviving weights (using shared weights)

H = Huffman encode

ImageNet	
----------	--

	Top-1 Error	Top-5 Error	Model size	
VGG-16 Ref	31.50%	11.32%	552 MB	
VGG-16 Compressed	31.17%	10.91%	11.3 MB	$49 \times$

* Benefits of automatic pruning apply mainly to fully connected layers, but unfortunately many modern networks are dominated by costs of convolutional layers

[Han ICLR16]

Image Classification Performance

Compressing weights (and activations)

- Many efforts to use low precision values for DNN weights and intermediate activations
- In the extreme case: 1-bit

XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks

Mohammad Rastegari[†], Vicente Ordonez[†], Joseph Redmon^{*}, Ali Farhadi^{†*}


Abstract. We propose two efficient approximations to standard convolutional neural networks: Binary-Weight-Networks and XNOR-Networks. In Binary-Weight-Networks, the filters are approximated with binary values resulting in $32 \times$ memory saving. In XNOR-Networks, both the filters and the input to convolutional layers are binary. XNOR-Networks approximate convolutions using primarily binary operations. This results in $58 \times$ faster convolutional operations (in terms of number of the high precision operations) and $32 \times$ memory savings. XNOR-Nets offer the possibility of running state-of-the-art networks on CPUs (rather than GPUs) in real-time. Our binary networks are simple, accurate, efficient, and work on challenging visual tasks. We evaluate our approach on the ImageNet classification task. The classification accuracy with a Binary-Weight-Network version of AlexNet is the same as the full-precision AlexNet. We compare our method with recent network binarization methods, BinaryConnect and BinaryNets, and outperform these methods by large margins on ImageNet, more than 16% in top-1 accuracy. Our code is available at: http://allenai.org/plato/xnornet.

Allen Institute for AI[†], University of Washington^{*} {mohammadr, vicenteor}@allenai.org {pjreddie,ali}@cs.washington.edu

This a great example of non-domain-specific vs. domain-specific approach to innovation


Leveraging domain-knowledge: more efficient topologies (aka better algorithm design) **Original DNNs for image recognition where over-provisioned**

- - Large filters, many filters
- Modern DNNs designs are hand-designed to be sparser SqueezeNet: [landola 2017] Reduced number of parameters in AlexNet by 50x, with similar performance on image classification




ResNet (34 layer version)

Modular network designs



B block

Inception stem




73x73x160


147x147x64

147x147x32

149x149x32

299x299x3





image

7x7 conv, 64, /2

pool, /2

3x3 conv, 64

۷

3x3 conv, 64

¥

3x3 conv, 64

ᡟ

3x3 conv, 64

▼ 3x3 conv, 64

*

3x3 conv, 64

*

3x3 conv, 128, /2

¥

3x3 conv, 128

ᡟ

3x3 conv, 128

ᡟ

3x3 conv, 128 ᡟ

3x3 conv, 128

-

3x3 conv, 128

▼

3x3 conv, 128

3x3 conv, 128

3x3 conv, 256, /2

¥

3x3 conv, 256

¥

3x3 conv, 256

3x3 conv, 256

¥

3x3 conv, 256

ᡟ

3x3 conv, 256

▼

3x3 conv, 256

3x3 conv, 256

V

3x3 conv, 256 ¥

3x3 conv, 256

V

3x3 conv, 256

3x3 conv, 256

3x3 conv, 512, /2

3x3 conv, 512

3x3 conv, 512

*

3x3 conv, 512 ¥

3x3 conv, 512

¥

3x3 conv, 512

V

avg pool

♦

fc 1000

ResNet





Figure 10. The schema for 35×35 grid (Inception-ResNet-A) module of Inception-ResNet-v1 network.

Effect of topology innovation



Improving accuracy/cost (image classification)

$2014 \rightarrow 2017 \sim 25x$ improvement in cost at similar accuracy

	ImageNet Top-1 Accuracy	Num Params
VGG-16	71.5%	138M
GoogleNet	70%	6.8M
ResNet-18	73% *	11.7M
MobileNet-224	70.5 %	4.2M

* 10-crop results (ResNet 1-crop results are similar to other DNNs in this table)

Cost/image (MADDs)

> **15B 1.5B 1.8B 0.6B**

[2014] [2015] [2016] [2017]

Depthwise separable convolution

Main idea: factor NUM_FILTERS 3x3xNUM_CHANNELS convolutions into:

- NUM_CHANNELS 3x3x1 convolutions for each input channel
- And NUM_FILTERS 1x1xNUM_CHANNELS convolutions to combine the results

Convolution Layer

Depthwise Separable Conv Layer





Image credit: Eli Bendersky https://eli.thegreenplace.net/2018/depthwise-separable-convolutions-for-machine-learning/



NUM_CHANNELS work per output pixel (per filter)


MobileNet


Factor NUM_FILTERS 3x3xNUM_CHANNELS convolutions into:

- NUM_CHANNELS 3x3x1 convolutions for each input channel
- And NUM_FILTERS 1x1xNUM_CHANNELS convolutions to combine the results

Table	1. MobileNet Body Archi	tecture	Image classification (ImageNet)								
Type / Stride	Filter Shape	Input Size	-		-	_					
Conv / s2	$3 \times 3 \times 3 \times 32$	$224 \times 224 \times 3$	Comp	barison to C	ommon DNN	S					
Conv dw / s1	$3 \times 3 \times 32 \text{ dw}$	$112 \times 112 \times 32$	Model	ImageNet	Million	Million					
Conv / s1	$1 \times 1 \times 32 \times 64$	$112 \times 112 \times 32$	moder	Č							
Conv dw / s2	$3 \times 3 \times 64 \text{ dw}$	$112 \times 112 \times 64$		Accuracy	Mult-Adds	Parameters					
Conv / s1	$1 \times 1 \times 64 \times 128$	$56 \times 56 \times 64$	1.0 MobileNet-224	70.6%	569	4.2					
Conv dw / s1	$3 \times 3 \times 128 \text{ dw}$	$56 \times 56 \times 128$	GoogleNet	69.8%	1550	6.8					
Conv / s1	$1 \times 1 \times 128 \times 128$	$56 \times 56 \times 128$	VGG 16	71.5%	15300	138					
Conv dw / s2	$3 \times 3 \times 128 \text{ dw}$	$56 \times 56 \times 128$									
Conv / s1	$1 \times 1 \times 128 \times 256$	$28 \times 28 \times 128$									
Conv dw / s1	$3 \times 3 \times 256 \text{ dw}$	$28 \times 28 \times 256$									
Conv / s1	$1 \times 1 \times 256 \times 256$	$28 \times 28 \times 256$	Image	classificati	on (ImageNe	et)					
Conv dw / s2	$3 \times 3 \times 256 \text{ dw}$	$28 \times 28 \times 256$			_	-					
Conv / s1	$1 \times 1 \times 256 \times 512$	$14 \times 14 \times 256$	Comparise	on to Uther	Compressed	DNNS					
$5 \times $ Conv dw / s1	$3 \times 3 \times 512 \text{ dw}$	$14 \times 14 \times 512$	Model	ImageNet	Million	Million					
Conv / s1	$1 \times 1 \times 512 \times 512$	$14 \times 14 \times 512$		Accuracy	Mult-Adds	Parameters					
Conv dw / s2	$3 \times 3 \times 512 \text{ dw}$	$14 \times 14 \times 512$									
Conv / s1	$1 \times 1 \times 512 \times 1024$	$7 \times 7 \times 512$	0.50 MobileNet-160		76	1.32					
Conv dw / s2	$3 \times 3 \times 1024 \text{ dw}$	$7 \times 7 \times 1024$	Squeezenet	57.5%	1700	1.25					
Conv / s1	$1 \times 1 \times 1024 \times 1024$	$7 \times 7 \times 1024$	AlexNet	57.2%	720	60					
Avg Pool / s1	Pool 7×7	$7 \times 7 \times 1024$									
FC / s1	1024×1000	$1 \times 1 \times 1024$									
Softmax / s1	Classifier	$1 \times 1 \times 1000$									

[Howard et al. 2017]





Value of improving DNN topology

- Increasing overall accuracy on a task (often primary goal of CV/ML papers)
- Increasing accuracy/unit cost
- What is cost of evaluating DNN?
 - Number of ops (often measured in multiply adds)
 - **Bandwidth!**
 - Loading model weights + loading/storing intermediate activations
 - **Careful!** Certain layers are bandwidth bound, e.g., batch norm

Depthwise separable convolutions add additional batch norm operations to network (after each step of depthwise conv layer)

Output: $\{y_i = BN_{\gamma,\beta}(x_i)\}$

Implication: number of ops can be a poor predictor of run time of network (too small to utilize processor, bandwidth bound, etc.)! $\mu_{\mathcal{B}} \leftarrow \frac{1}{m} \sum_{i=1}^{m} x_i$ $\widehat{x}_i \leftarrow \frac{x_i - \mu_{\mathcal{B}}}{\sqrt{\sigma_{\mathcal{B}}^2 + \epsilon}}$

Input: Values of x over a mini-batch: $\mathcal{B} = \{x_{1...m}\};$ Parameters to be learned: γ, β

// mini-batch mean $\sigma_{\mathcal{B}}^2 \leftarrow \frac{1}{m} \sum_{i=1}^m (x_i - \mu_{\mathcal{B}})^2$ // mini-batch variance // normalize $y_i \leftarrow \gamma \widehat{x}_i + \beta \equiv \mathbf{BN}_{\gamma,\beta}(x_i)$ // scale and shift


Model optimization techniques

- Manually designing better models
 - Common parameters: depth of network, width of filters, number of filters per layer, convolutional stride, etc.
 - Good scheduling of performance-critical operations (layers)
 - Loop blocking/tiling, fusion
 - Typically optimized manually by humans (but significant research efforts to automate scheduling)
 - **Compressing models**
 - Lower bit precision
 - **Automatic sparsification/pruning**
- Automatically discovering efficient model topologies (architecture search)



DNN architecture search

- Learn an efficient DNN topology along with associated weights
- **Example: progressive neural architecture search [Liu et al. 18]**




Eight possible operations:

- **3x3 depthwise-separable conv** 5x5 depthwise-separable conv 7x7 depthwise-separable conv 1x7 followed by 7x1 conv
- identity 3x3 average pool
- 3x3 max pool
- **3x3 dilated conv**


Architecture search space

Cells are DAGs of **B** blocks



Cells have one output, can receive input from all prior cells

DNNs are sequences of *N* **cells**




Progressive neural architecture search results

Automatic search was able to find model architectures that yielded similar/ better accuracy to hand designed models (and comparable costs)

Model	Params	Mult-Adds	Top-1	Top-5
MobileNet-224 [14] ShuffleNet $(2x)$ [37]	4.2M $5M$	569M 524M	70.670.9	89.5 89.8
NASNet-A $(N = 4, F = 44)$ [41] AmoebaNet-B $(N = 3, F = 62)$ [27] AmoebaNet-A $(N = 4, F = 50)$ [27] AmoebaNet-C $(N = 4, F = 50)$ [27]	$5.1\mathrm{M}$	564M 555M 555M 570M	$74.0 \\ 74.0 \\ 74.5 \\ 75.7$	91.6 91.5 92.0 92.4
PNASNet-5 ($N = 3, F = 54$)	$5.1\mathrm{M}$	588M	74.2	91.9

Forms of architecture search implemented by Cloud-based ML hosting services (user provides training data, service searches for good model)





Why might a GPU be a good platform for DNN evaluation?

Deep neural networks on GPUs

- Many high-performance DNN implementations target GPUs
 - High arithmetic intensity computations (computational characteristics similar to dense matrix-matrix multiplication)
 - **Benefit from flop-rich architectures**
 - Highly-optimized library of kernels exist for GPUs (cuDNN)
 - Most CPU-based implementations use basic matrix-multiplication-based formulation (good implementations could run faster!)




Facebook's Big Sur


Why might a GPU be a sub-optimal platform for DNN evaluation?

Increasing efficiency through specialization


Example: Google's Tensor Processing Unit (TPU) Accelerates deep learning operations in Google datacenter


> Intel has announced Lake Crest ML accelerator (formerly called Nervana)





Hardware acceleration for DNNs






Huawei Kirin NPU





Volta GPU with **Tensor Cores**



Slide credit: Xuan Yang







Apple Neural Engine

Intel Lake Crest Deep Learning Accelerator


And many more...

IC Giants	Intel, Qualcomm, Nvidia, Samsung, AMD, Apple, Xilinx, IBM, STMicroelectronics, NXP, MediaTek, HiSilicon	12
Cloud/HPC	Google, Amazon_AWS, Microsoft, Aliyun, Tencent Cloud, Baidu, Baidu Cloud, HUAWEI Cloud, Fujitsu	9
IP Vendors	ARM, Synopsys, Imagination, CEVA, Cadence, VeriSilicon	6
Startups in China	Cambricon, Horizon Robotics, DeePhi, Bitmain, Chipintelli, Thinkforce	6
Startups Worldwide	Cerebras, Wave Computing, Graphcore, PEZY, KnuEdge, Tenstorrent, ThinCI, Koniku, Adapteva, Knowm, Mythic, Kalray, BrainChip, Almotive, DeepScale, Leepmind, Krtkl, NovuMind, REM, TERADEEP, DEEP VISION, Groq, KAIST DNPU, Kneron, Vathys, Esperanto Technologies	26

Modern NVIDIA GPU (Volta)

Recall: properties of GPUs

- "Compute rich": packed densely with processing elements
 - Good for compute-bound applications
- Good, because dense-matrix multiplication and DNN convolutional layers (when implemented properly) are compute bound
- But recall cost of instruction stream processing and control in a programmable processor: Clock and



One solution: more complex instructions

- Fused multiply add (ax + b)
- 4-component dot product x = A dot B
- 4x4 matrix multiply
 - AB + C for 4x4 matrices A, B, C
- Key principle: amortize cost of instruction stream processing across many operations of a single complex instruction

Volta GPU

0	М
Ы	

FP64

LD/

ST

LD/

ST

LD/ ST

Warp Schedu

Register File

FP32

FP32

FP32

INT INT

LD/

ST

LD/

ST

Tex

Dispatch Uni

LD/

	L1 Instruction Cache															
_	L0 Ir	nstruc	tion C	ache			$\left \right $				L0 li	nstruc	tion C	ache		
War	<mark>p Sc</mark> h	edule	<mark>r (32 t</mark>	hread	/clk)			Warp Scheduler (32 thread/clk)								
Di	spatcl	h Unit	(32 th	read/c	:lk)		Dispatch Unit (32 thread/clk)									
Reg	ister	File (16,384	4 x 32	-bit)		Register File (16,384 x 32-bit)									
NT	INT	FP32	FP32					FP	64	INT	INT	FP32	FP32	\square		
NT	INT	FP32	FP32					FP	64	INT	INT	FP32	FP32	H		
NT	INT	FP32	FP32					FP	64	INT	INT	FP32	FP32			
NT	INT	FP32	FP32	TEN	SOR	TENSOR		FP	64	INT	INT	FP32	FP32	TEN	ISOR	TENSO
NT	INT	FP32	FP32	CC	RE	CORE		FP	64	INT	INT	FP32	FP32	CC	ORE	CORE
NT	INT	FP32	FP32					FP	64	INT	INT	FP32	FP32			
NT	INT	FP32	FP32					FP	64	INT	INT	FP32	FP32			
NT	INT	FP32	FP32					FP	64	INT	INT	FP32	FP32			
₋D/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU		LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU
	L O Jr	nstruc	tion C	ache							LOL	nstruct	tion C	ache		
	E0 II	ioti ac		aone			Π				E 0 II	loti doi		aone		

_														
ct	ion C	ache		L0 Instruction Cache										
ər	[.] (32 tl	hread	/clk)					War	p Scł	nedule	r (32 t	hread	/clk)	
1	(32 th	read/c	:lk)					Dis	spatc	h Unit	(32 th	read/o	clk)	
(1	6,384	4 x 32	:-bit)					Reg	ister	File ('	16,384	4 x 32	2-bit)	
2	FP32			FP	64	INT	INT	FP32	FP32	\square				
2	FP32	\square				FP	64	INT	INT	FP32	FP32			
2	FP32	\square				FP	64	INT	INT	FP32	FP32			
2	FP32		SOR	TENSOR		FP	64	INT	INT	FP32	FP32		ISOR	TENSOR
2	FP32	co	RE	CORE		FP	64	INT	INT	FP32	FP32	cc	DRE	CORE
2	FP32					FP	64	INT	INT	FP32	FP32			
2	FP32	H				FP	64	INT	INT	FP32	FP32			
2	FP32	\square				FP	64	INT	INT	FP32	FP32			
	LD/ ST	LD/ ST	LD/ ST	SFU		LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	SFU
			128KE	3 L1 Data Ca	che	ne / Shared Memory								
Тех						Tex Tex								

32 fp64 ALUs

cores


Single instruction to perform 2x4x4x4 + 4x4 ops

- Each SM core has:
- 64 fp32 ALUs (mul-add)
- 8 "tensor cores"
- **Execute 4x4 matrix mul-add instr**
- A x B + C for 4x4 matrices A,B,C
- A, B stored as fp16, accumulation with fp32 C
- GV100 GPU has 80 SM cores: 5,120 fp32 mul-add ALUs
- 640 tensor cores
- 6 MB of L2 cache
- 1.5 GHz max clock
- = 15.7 TFLOPs fp32
- = 125 TFLOPs (fp16/32 mixed) in tensor

Efficiency estimates *

Estimated overhead of programmability (instruction stream, control, etc.)

- Half-precision FMA (fused multiply-add)
- Half-precision DP4 (vec4 dot product)
- Half-precision MMA (matrix-matrix multiply + accumulate)



stream, control, etc.) 2000% 500% umulate) 27%

NVIDIA Xavier (SoC for automotive domain)

Features a Computer Vision Accelerator (CVA), a custom module for deep learning acceleration (large matrix multiply unit)

But only 2x more efficient than Volta MMA instruction despite being highly specialized component. (includes optimization of gating multipliers if either operand is zero)

Google TPU (version 1)

Google's TPU




Figure credit: Jouppi et al. 2017

TPU area proportionality





Figure credit: Jouppi et al. 2017

Compute ~ 30% of chip Note low area footprint of control


Key instructions: read host memory write host memory read weights matrix_multiply / convolve activate

(matrix vector multiplication example: *y*=*Wx*)




Accumulators (32-bit)

(matrix vector multiplication example: *y*=*Wx*)




Accumulators (32-bit)

(matrix vector multiplication example: *y*=*Wx*)




Accumulators (32-bit)

(matrix vector multiplication example: *y*=*Wx*)




Accumulators (32-bit)

(matrix vector multiplication example: *y*=*Wx*)




Accumulators (32-bit)

(matrix vector multiplication example: y=Wx)



Accumulators (32-bit)


(matrix vector multiplication example: y=Wx)



Notice: need multiple 4x32bit accumulators to hold output columns


Accumulators (32-bit)

Example: A = 8x8, B = 8x4096, C = 8x4096




Assume 4096 accumulators

Example: A = 8x8, B = 8x4096, C = 8x4096




Assume 4096 accumulators


Example: A = 8x8, B = 8x4096, C=8x4096



Example: A = 8x8, B = 8x4096, C = 8x4096




TPU Performance/Watt




GM = geometric mean over all apps WM = weighted mean over all apps


total = cost of host machine + CPU incremental = only cost of TPU



For the foreseeable future, the primary way to obtain higher performance computing hardware is through a combination of increased parallelism and hardware specialization.



Intel Core i7 CPU + integrated GPU and media



Intel Xeon Phi 72 cores, 16-wide SIMD, 4-way multi-threading


				P	olyMorph	_	-	0					
	Verte	x Fetch	Attribu	ute Setup	Tess	ell		Stream O		iewport T	ransform		
			Auno	ite Setup				Stream O	utput				
					Instructi		n Cache					_	
	li	nstructio Warp So	on Buffe heduler	r			Instruction Buffer Warp Scheduler						
Dispatch Unit Dispatch Unit							Di	spatch Uni	it	C)ispatch Un	it	
Register File (16,384 x 32-bit)							Register File (16,384 x 32-bit)						
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFL	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFL	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFL	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFL	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFL	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFL	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFL	
					Texture /	L	1 Cache						
Tex Tex							Tex Tex						
Instruction Buffer							Instruction Buffer						
Warp So Dispatch Unit			beduler Dispatch Unit				Di	ispatch Un	Cheduler Dispatch Unit				
Register File (16,384 x 32-bit)							Register File (16,384 x 32-bit)						
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFU	
Core	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFL	
	Core	Core	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFL	
Core		0.000	Core	LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFL	
Core Core	Core	Core		_	SFU		Core	Core	Core	Core	LD/ST	SFL	
	Core Core	Core	Core	LD/ST	SFU								
Core			Core Core	LD/ST LD/ST	SFU		Core	Core	Core	Core	LD/ST	SFL	
Core Core	Core	Core					Core Core	Core Core	Core Core	Core Core	LD/ST LD/ST		
Core Core Core	Core Core	Core Core	Core	LD/ST	SFU	/ L	Core					SFL	

Figure 3: GM204 SMM Diagram (GM204 also features 4 DP units per SMM VHD A rhtax (GM204 also features 4 DP units per (single SMM core) 32 wide SIMD 2048 CUDA/core threads per SMM

GM204 HARDWARE ARCHITECTURE



FPGA (reconfigurable logic)



Apple A9 **Heterogeneous SoC** multi-core CPU + multicore GPU + media ASICs

Today's software is surprisingly inefficient compared to the capability of modern machines


<u>A lot of performance is currently left on the table (increasingly so as machines get</u> more complex, and parallel processing capability grows)

Extracting this performance stands to provide a notable impact on many computeintensive fields (or, more importantly enable new applications of computing!)

Given current software programming systems and tools, understanding how a parallel machine works is important to achieving high performance.

A major challenge going forward is making it simpler for programmers to extract performance on these complex machines.

This is very important given how exciting (and efficiency-critical) the next generation of computing applications are likely to be.



Key issues we have addressed in this course

Identifying parallelism

(or conversely, identifying dependencies)

Efficiently scheduling parallelism

1. Achieving good workload balance 2. Overcoming communication constraints: Bandwidth limits, dealing with latency, synchronization *Exploiting data/computation locality = <u>efficiently managing state</u>!* **3. Scheduling under heterogeneity (using the right processor for the job)**

We discussed these issues at many scales and in many contexts

Heterogeneous mobile SoC Single chip, multi-core CPU **Multi-core GPU CPU+GPU connected via bus Clusters of machines** Large scale, multi-node supercomputers

Key issues we have addressed in this course Abstractions for thinking about efficient code

Data parallel thinking Functional parallelism Transactions Tasks

How throughput-oriented hardware works Multiple cores, hardware-threads, SIMD

Specialization

After taking this course, you are ready to try undergraduate research in parallel computing!

Why research (or independent study)?

- You will learn way more about a topic than in any class.
- You think your undergrad friends are very smart? Come hang out with Stanford Ph.D. students! (you get to work side-by-side with them and with faculty). Imagine what level you might rise to.
- It's way more fun to be on the cutting edge. Industry might not even know about what you are working on. (imagine how much more valuable you are if you can teach them)
- It widens your mind as to what is possible.

Example: what my own Ph.D. students are working on these days...

- Generating efficient code from image processing or deep learning DSLs, and compiling these applications directly to FGPAs
- Designing a new shading language for future real-time 3D graphics pipelines (collaboration with NVIDIA)
- Parallel computing platforms that make it simpler and more efficient to analyzing large video collections (Scanner project: "Spark for video")
- Designing programming models for querying video collections (e.g, find frames with "three people around a table" or where DNN1 disagrees with DNN2)
- Designing more efficient DNNs to accelerate image processing on video
- Parallel rendering using 1000's of CPU cores in the cloud
- Analyzing 230,000 hours of news video for biases in representation.

Thanks for being a great class!

Good luck on your finals!

p.s. See you in a week!